3
1
Back

Outputs ±12V DC, +5V DC, and passes CV and trigger or gate per step. (10 One potentiometer per step, to enable/disable gate per step. (10 One potentiometer for internal clock rate. - One potentiometer for internal clock rate. Switches: Update current state of project. Update current state of project. Add correct footprints to fireball Minor layout tweaks Finish schematic, add PDF' (#2) from schematic into main v1 Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in complex ways. CV in implement a DC offset via non-inverting op-amp. - A CV in to pause the sequence. Probably can't do, or impractical: - CV-controlled CV offset module - add a global/master pitch control/modulation function with a wire. Assembly Notes: Do not connect the Normal pin for Pause (J19/J18); the schematic is incorrect the current Fireball design, some pots are about 21mm apart, meaning that knobs.

New Pull Request