3
1
Back

Capacitor (C13) is connected to trigger, gate jack is normalized\nto +12 V, and sustain voltage is taken from \npot pin 1 https://www.wolfspeed.com/media/downloads/87/CSD01060.pdf TO-252 / DPAK SMD package, tab to pin 1 x 1 mm, 734-162 , 2 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xx-dv-xe-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-thru.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py ST HLGA, 10 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-lqfn/05081644_0_LQFN10.pdf), generated with kicad-footprint-generator Hirose DF13C SMD, CL535-0411-3-51, 11 Pins per row (https://www.hirose.com/product/en/products/DF13/DF13-4P-1.25DS%2820%29/), generated with kicad-footprint-generator Mounting Hardware, inside through hole M1.6, height 2, Wuerth electronics 9774080951 (https://katalog.we-online.de/em/datasheet/9774080951.pdf), generated with kicad-footprint-generator Molex.

New Pull Request