3
1
Back

From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH 1/2] Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with on-board components Added hard sync to schematic, laid out PCB with exploratory 8hp layout b1fcba1e78 Bring in diylc and openscad design 2dd0b8c0c736720a0b064bbe1304dc9562beb260 Latest commits for file Docs/precadsr.pdf Latest commits for file Panels/luther_triangle_10hp_rib_space_fixes.stl main MK_VCO/Panels/Font files/futura medium condensed bt.ttf' 16055f0ae5 Delete 'Panels/futura medium bt.ttf' From 496e3e33446b55a1a2a83a967e779b5254a33381 Mon Sep 17 00:00:00 2001 eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke created pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main afea9d5a2cf23e2a33a2927086270d4d602f5a2b Final revision; added custom DRC as project file ad96459571a569a983e452184e49702fe8779c4e Merge pull request 'Finish schematic, add PDF | J6 | 1 | 1uF | Unpolarized capacitor | | | R8, R10, R12 | 3 | 100R | Resistor | | | | | | U2 | 1 nF | Unpolarized capacitor | | S1 | 1 | TL074 | Quad Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 | | | J1 | 1 | Synth_power_2x5 | 2x5 pin shrouded header.

New Pull Request