Labels Milestones
BackEmacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Panels/FireballSpellVertSmall.png From bacdac34d747275148c56e8293dc209c2e326fe4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Extend trigger mod block to include diode README correction and edits Change C13 to 10 nF Docs/precadsr.pdf | Bin 0 -> 12821 bytes .../Panels/COLOR SPRAY.png | Bin 0 -> 149061 bytes Images/IMG_6770.JPG | Bin 0 -> 659884 bytes Panels/title_test_22.stl .
- -4.42088 7.17947 vertex 5.11681 -4.57918 7.04537 facet.
- -3.629959e-03 9.938088e-01 vertex -1.074799e+02 9.695134e+01 8.846223e+00.
- -3.44415 3 vertex 1.75419 8.81889 3 vertex 8.81921.
- Vertex 0.0606976 8.99402 4.51215.
- 1e09530d97 Delete '3D Printing/AD&D 1e spell.