3
1
Back

Outline package http://www.ti.com/lit/ds/symlink/drv8301.pdf HVSSOP, 10 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0429.PDF), generated with kicad-footprint-generator ipc_gullwing_generator.py SOIC, 20 Pin (http://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-qfn/QFN_20_05-08-1711.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 48 Pin (http://www.ti.com/lit/ds/symlink/cc1312r.pdf#page=48), generated.

New Pull Request