3
1
Back

121.92 119.38 "Notes": "Layer F.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer F.Mask" "Notes": "Layer B.Mask" "Notes": "Layer F.Paste" "Notes": "Layer F.Paste" "Notes": "Layer B.Paste" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File Latest commits for file Panels/title_test_18.stl 0 0 N N 1 F N DEF SW_DP3T SW 0 20 Y N 1 F N DEF SW_DIP_x01 SW 0 20 Y N 1 F N DEF SW_DIP_x06 SW 0 20 Y Y 1 F N DEF SW_SPST_Lamp SW 0 40.

New Pull Request