3
1
Back

Sync to schematic, laid out PCB with on-board components PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding.

New Pull Request