3
1
Back

Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/6091D1B4" Ref="S2" Part="1" AR Path="/607ED812/60970E37" Ref="S1" Part="1" AR Path="/607ED812/60B16110" Ref="J11" Part="1" AR Path="/607ED812/6091D1B4" Ref="S2" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/607ED812/60B160FF" Ref="J10" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl .

New Pull Request