synth_tools

Back

Ceramic capacitors, power header, transistors, film caps, electrolytic caps... Something like that. Latest commits for file Schematics/bad_trace_v1.jpeg add pic 0252301f35 Go to file From 9360e76802ac5995a7ed0e953615a740e80016d7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs .../Unseen Servant/Unseen Servant.kicad_prl | 4 Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png Normal file View File 3D Printing/Cases/Eurorack Modular Case/DSC03764.JPG Executable file View File Datasheets/BC546A-MCC.pdf Executable file View File Images/PXL_20210831_000949090.jpg Normal file View File Schematics/SynthMages.pretty/Switch.dcm Normal file View File Mon 10 May 2021 12:33:34 AM EDT Sat 28 Aug 2021 07:18:14 PM EDT PSU/Synth Mages Power Word Stun.kicad_sch 3736 lines Latest commits for file Panels/FireballSpellVertSmaller.png (min_thickness 0.25) (filled_areas_thickness no Latest commits for file Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md 5040873587dbb57684343269abab88d35cf7124b more fixes glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Clock POT is too small for a recipient of the rail + a safety margin // margins from edges h_margin = hole_dist_side + thickness; v_margin = hole_dist_top*2; output_column .

New Pull Request

Labels Milestones