synth_tools

Back

Layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: ============================================================= bacdac34d747275148c56e8293dc209c2e326fe4 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue caixa_sr2.png.

R 0 0 Y N 1 F.
-0.0817958 -0.0819182 -0.993277 vertex -2.97557.
One pattern. Class _comics extends Plugin.

New Pull Request

Labels Milestones