synth_tools

Back

Resistor for sync; placed everything on PCB with exploratory 8hp layout 2x Sockets, all three pins need wires: - clk in - CV Out - 1K to U2-14 Case Out - Diode from rotary pin 13 main synth_tools/3D Printing/Pot_Knobs/Potentiometer Cap.STL From c5e8dbdd1f5bb4b2a027556e63f3cebc1db3a56a Mon Sep 17 00:00:00 2001 Subject: [PATCH] More cleanup More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 More repo cleanup, adopt github .gitignore file .gitattributes | 2 Panels/futura medium condensed bt.ttf | Bin 0 -> 167187 bytes Images/PXL_20210831_002553634.jpg | Bin 0 -> 11675 bytes .../Panels/FIREBALL VCO.png | Bin 0 -> 74084 bytes Docs/precadsr_layout_front.pdf | Bin 0 -> 26572 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal.kicad_mod delete mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_Cu.gbr create mode 100644 Synth_Manuals/Module Summaries.ods | Bin 684 -> 1394884 bytes Panels/title_test_18.stl | Bin 0 -> 113418 bytes create mode 100644 Schematics/SynthMages.pretty/SLIDE_POT_0547.kicad_mod create mode 100755 MK_VCO_RADIO_SHAEK_try2_ground_rail.diy create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod delete mode 100644 Images/PXL_20210831_000949090.jpg create mode 100755 MK_VCO_RADIO_SHAEK_W_PARTS.diy create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod create mode 100644 HIHAT_MANUAL.pdf create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-PasteBottom.gbp create mode 100644 Synth Mages Power Word Stun.kicad_pro | 85 Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines power word stun initial commit by main MK_VCO/Fireball/Fireball.kicad_prl 78 lines From 408241e78a38abff54875c129b6d9f2cb52bc81d Mon Sep 17 00:00:00 2001 Subject: [PATCH] More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 More repo cleanup, adopt github .gitignore file .gitattributes From 9f0e0a275be19d54acb7a510415f15c04cb49983 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1, probably a result of KiCad adding junctions during a component move. This needs to be possible without disassembly of the Software. THE SOFTWARE OR THE USE OR OTHER LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT INCLUDING NEGLIGENCE OR OTHER DEALINGS IN THE SOFTWARE. Copyright (c) 2013.

New Pull Request

Labels Milestones