Labels Milestones
BackQuentin' Delete '3D Printing/Panels/image.png' 935360b933 Delete '3D Printing/Panels/HOLD PORTAL.png' bfe3829b0b Wondermark fix; added Oatmeal initial 2015-04-27 01:31:45 -07:00 From 2eebdf7ecf422fd634dd8afc69d23956ae0ebfdc Mon Sep 17 00:00:00 2001 Subject: [PATCH 12/13] Update Schematics/schematic_bugs_v1.md Clock POT is the decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11) // casc out (j14/j15) // reset/casc in (j1/j13) // gate out (j4/j10 // clock out (j5/j12) // glide manual (rv16 // Everything OUT goes on the mid surdos.