3
1
Back

Or dumb resistor array to output correct volts for each stage? Latest commits for file Images/precadsr-panel-holes.png 972d8b1e07 adds front panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it 734cf9b18c60a281be644f29cc7855602eaad99d Fix annoyance of 2x05 IDC header triangle being so.

New Pull Request