X="3.4" y="3.3"/> Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Schematics/notes.txt Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops checkpoint before trying to add picture Schematics/{schematic_bugs_v1.txt => schematic_bugs_v1.md} | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling Audio Jack, 2 Poles (Mono / TS) | | | Tayda | A-1605 | | | J7 | 1 | B20k | Potentiometer | | | D3, D4, D5, D6, D7, D8, D9, D10 | 8 "active_layer_preset": "All Layers", "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace Added schmancy pcb for v2 front panel 24ca7abc85681936397a2802c8155420fcaf679c updated C14 footprint, traces, groundplane Find and replace last few thin traces, fix teardrops and gnd fill Embiggen traces, add teardrops Embiggen traces, add teardrops updated C5 footprint & tracing; schematic.
alt
click/enter