synth_tools

Back

0.44206 0.301663 facet normal 0.331544 0.422843 0.843375 vertex 4.67928 -5.62839 7.09583 vertex 4.83492 -5.54018 6.98312 vertex -0.632185 -7.16112 7.08096 vertex -5.62839 4.67928 7.09583 vertex 4.83492 5.54018 6.98312 facet normal -0.572633 -0.137478 0.808203 facet normal 2.502911e-15 -1.000000e+00 -1.026775e-14 facet normal -0.55208 -0.109816 -0.826528 vertex -2.89821 -0.0265122 18.9317 vertex -2.93351 1.2151 18.7502 facet normal 0.277896 0.916106 0.289006 facet normal -5.512425e-01 8.343450e-01 1.130036e-04 vertex -9.358794e+01 1.050106e+02 4.255000e+01 facet normal -2.845773e-001 -4.980101e-001 8.191469e-001 vertex 3.459073e+000 3.906283e+000 2.488700e+001 facet normal -4.064183e-001 -7.112328e-001 5.735609e-001 vertex 2.533228e+000 4.355118e+000 2.480400e+001 facet normal 0.247473 0.963792 0.0993122 facet normal -0.0800988 -0.0192491 0.996601 facet normal -9.060174e-001 4.232404e-001 0.000000e+000 vertex 2.684762e+000 -5.028090e+000 1.747200e+001 facet normal 0.0363537 0.092629 -0.995037 vertex -9.29244 -3.68165 0.0465822 facet normal -9.938924e-02 -2.691911e-03 -9.950450e-01 facet normal -9.843857e-01 0.000000e+00 1.760249e-01 vertex -1.084721e+02 9.695134e+01 1.099569e+01 facet normal -4.395878e-001 7.536201e-001 4.886914e-001 vertex 2.070399e+000 -3.554108e+000 2.484855e+001 facet normal -0.241719 0.796857 0.553706 facet normal -9.643665e-01 2.511020e-03 2.645580e-01 facet normal 0.439084 0.687856 0.577979 facet normal -3.508240e-001 -6.139420e-001 7.071052e-001 facet normal 0.993093 0.0624751 0.0993108 vertex 9.92115 -1.25333 0 facet normal -0.84476 -0.442038 0.301633 facet normal 0.839833 0.533683 0.0993123 facet normal -0.633165 0.0623612 0.771501 vertex 0 -2.9 19 - Could make the clock 3c7abf2196 Go to file 55ee65a5e9 Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync to schematic, laid out PCB with exploratory 8hp layout Bring in diylc and openscad design ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: http://www.kicad-pcb.org/ # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema *.net # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] sr1 sidePoints = [[0,-10], [0,133.

New Pull Request

Labels Milestones