3
1
Back

Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Perf_Board_Hole.kicad_mod Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr Normal file Unescape Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Normal file View File Panels/luther_triangle_vco.scad Executable file View File 3D Printing/Cases/Eurorack Modular Case/20210926_092011.jpg Executable file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-B_SilkS.gbr Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Cu.gbr Normal file Unescape Fireball/Fireball_panel.kicad_dru Normal file View File 3D Printing/Panels/Radio_shaek_standoff_padded.stl create mode 100755 LUTHERS_VCO.diy create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod delete mode 100644 3D Printing/AD&D 1e spell names in Filmoscope 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png differ Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_Power.png Executable file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Paste.gbr Normal file Unescape Hardware/Panel/precadsr_panel_al/fp-lib-table Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Mask.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D5.0mm_P2.00mm.kicad_mod Normal file View File Synth Mages Power Word Stun.kicad_sch 3736 lines From 978eb1d01f159b84c8992f501a13cc201d7f141a Mon Sep 17 00:00:00 2001 Subject: [PATCH 10/13] glide fix - CV Out - 1K to TP5 - Gate Out - 1K to U3-7 Glide section not working right, just pegging the output to +10V? Clock POT is too small; need more than the total.

New Pull Request