3
1
Back

Expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock signal, start/stop, manual step (sw13 // 1 for manual reset (sw16 // clock in (j2/j11 // casc out (j14/j15 // reset/casc in (j1/j13 // gate out.

New Pull Request