3
1
Back

[PATCH] Notes from MK's PCB livestream 3afa35e4b1 PCB initial layout, no traces One SPST switch per step, to enable/disable gate per step. (10 - CLOCK out // cv range.

New Pull Request