3
1
Back

1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Mask" "Name": "Bottom Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Paste" "Name": "Top Solder Paste" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.kicad_pro Normal file Unescape Panels/10_step_seq_40hp_v1.scad Normal file View File Panels/Font files/futura medium bt.ttf | Bin 0 -> 445539 bytes Images/precadsr-panel-holes.png | Bin 0 -> 107984 bytes Schematics/SynthMages.pretty/Switch.dcm | 351 .../Kassutronics_Slope_Build_Docs_2.0A-1.pdf | Bin 0 -> 144834 bytes .../Pot_Knobs/pot_knob_two_parts_cap.stl | Bin 11692 -> 0 bytes main synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-Edge_Cuts.gbr create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf create mode 100644 Images/IMG_6777.JPG MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt More repo cleanup, adopt github .gitignore file More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro.

New Pull Request