Labels Milestones
BackStart on PCB sandwich, making some final-ish decisions about connecting to front panel 24ca7abc85 Added schmancy pcb for v1 build Schematics/SEQ_MANUAL_v2.pdf Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-job.gbrjob Normal file Unescape ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.sch Normal file Unescape Fireball/Fireball_panel.kicad_pcb Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb Normal file Unescape Synth Mages Power Word Stun.kicad_prl 78 lines.
- 12 Circuits (https://www.molex.com/pdm_docs/sd/2005280120_sd.pdf), generated with kicad-footprint-generator Molex.
- Connectors, 42819-22XX, With thermal vias in.