3
1
Back

"silk_line_width": 0.15, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces }, More tweaks after pro review "spice_external_command": "spice \"%I\"", More tweaks.

New Pull Request