Labels Milestones
Back# KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: merged pull request 'More schematics' (#3) from schematic into main v1 Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout Start of LM13700 version to see why Use THT electrolytics, finish SMT layout, try on quentin font for size Compare 2 commits » created pull request 'Fix rail clearance issues, make all power traces large From 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added BCN, Something Positive Added BCN, Something Positive From 99b8f1493d9f2a363a83835d795293cab3a675c2 Mon Sep 17.
- Sunlord, MWSA1205S-R82, 13.45x12.6x4.8mm, https://sunlordinc.com/Download.aspx?file=L1VwbG9hZEZpbGVzL1BERl9DYXQvMjAyMjExMTUxNDQ4MDU0NTQucGRm&lan=en Inductor.
- Thickness]); cube([50.5, 19.25, thickness]); } // CTRL+ALT+DEL.
- Number: 26-60-4090, 9 Pins per.