3
1
Back

F.Mask" "Notes": "Layer B.Mask" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer F.SilkS" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Cu" "Notes": "Layer B.Mask" "Notes": "Layer B.Mask" "Notes": "Layer B.Paste" "Notes": "Layer F.Mask" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Images/PXL_20210831_002553634.jpg main synth_tools/README.md 0 lines From 6f9500076fac5f379db1f0c8505a728d639b2a3a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Documentation Docs/build.md | 4 | 47k | Resistor | | J7 | 1 | SW_3PDT_x3 | Switch, triple pole double throw | | R14 | 1 | B10k | **Potentiometer, 9 mm.

New Pull Request