3
1
Back

Cd18ed43dc Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces Using the Precision ADSR with retriggering and looping modifications * Bourns PTL.

New Pull Request