synth_tools

Back

AR Path="/607ED812/60A9C0A9" Ref="R28" Part="1" AR Path="/607ED812/60C38343" Ref="R12" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/609384DB" Ref="#FLG?" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/60B16110" Ref="J11" Part="1" AR Path="/607ED812/60800A40" Ref="R27" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops From 9e7b04561b8893062b3378503805ddd100c7260f Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Schematics/Fireball_VCO.pdf differ main MK_SEQ/Schematics/Unseen Servant/Unseen Servant_slider_board_noncanonical.kicad_pro Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod Normal file Unescape Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Rotary_Switch.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-art.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/eurorack_2row_power_supply_base.skp Executable file View File 3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin typeface Created by editing arbitrary text at 200-size from: https://www.myfonts.com/collections/quentin-font-urw?tab=individualStyles 3D Printing/Panels/BLADE BARRIER.png differ Binary files /dev/null and b/Schematics/MK_Schematic.png differ Binary files /dev/null and b/Docs/precadsr.pdf differ main synth_tools/Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod 42 lines synth_tools/PCB Notes.txt 17 lines e8295830c4 STLs, 10hp version, others schematics.

New Pull Request

Labels Milestones