3
1
Back

'via'" (condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == 'graphic')" (condition "A.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH 13/18] Add footprint items for panel holes; separate panel and pcb into different files Fireball/Fireball.kicad_pcb | 2 pin Molex connector 2.54 mm spacing | | | | U2 | 1.

New Pull Request