3
1
Back

7 wires to run, so maybe not. It works this way. "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 Examples/EG_MANUAL.pdf | Bin 0 -> 12724 bytes .../Panels/POLYMORPH.png | Bin 37432 -> 0 bytes Latest commits for file Schematics/notes.txt Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add some perfboard sections, power headers.

New Pull Request