3
1
Back

4.5363 3.08479 21.833 vertex 4.44467 -3.03604 21.8214 facet normal -3.598063e-01 -6.896713e-03 9.330015e-01 vertex -1.052959e+02 9.695134e+01 9.075080e+00 facet normal -0.796858 0.241725 0.553703 facet normal -3.869899e-01 -4.664121e-03 -9.220722e-01 vertex -1.054471e+02 9.695134e+01 1.272474e+01 facet normal -0.528205 0.643699 0.553761 facet normal 0.0868543 0.0464227 0.995139 vertex -7.51042 -0.100274 6.0001 facet normal -0.32036 -0.220665 0.921236 facet normal -3.874174e-001 -6.779814e-001 6.246991e-001 vertex 1.325932e+000 3.913208e+000 2.484855e+001 facet normal 4.720716e-001 -8.093081e-001 3.495267e-001 vertex -2.733856e+000 3.052276e+000 2.480400e+001 facet normal -9.999660e-001 -8.246416e-003 0.000000e+000 vertex 8.315394e-001 -5.637004e+000 1.747200e+001 facet normal -9.204106e-01 3.909530e-01 -3.120254e-04 vertex -9.068836e+01 9.627468e+01 2.550000e+00 facet normal -0.184973 0.225388 0.956548 vertex 5.7099 -5.7099 5.88782 facet normal 0.0822333 0.0819177 -0.993241 facet normal -2.498262e-001 -4.371958e-001 8.639715e-001 facet normal -0.42307 -0.690389 0.586835 vertex 2.96974 1.96858 19.8418 vertex 5.4672 -2.22927 19.9 facet normal -9.428339e-01 3.440546e-03 -3.332453e-01 vertex -1.070034e+02 9.725134e+01 4.645269e+00 vertex -1.070749e+02 9.665134e+01 4.847350e+00 facet normal 0.99518 -0.0980692 0 facet normal 0.989167 -0.0992487 0.108159 facet normal -0.000121792 -0.113541 0.993533 vertex -0.314948 7.31329 6.91056 facet normal -0.290287 0.95694 0 vertex -9 0 4.51215 vertex 8.99167 0 3 0 ENDBLK 5 21 330 1F 100 AcDbEntity 8 0 100 AcDbBlockBegin 2 *PAPER_SPACE 1 (min_thickness 0.254) (filled_areas_thickness no Binary files /dev/null and b/Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf differ eea453f1ee Go to file Open with Intellij IDEA f33ea6a168 Add scad for v3.2 f33ea6a168329cd0061e01c376cbd377f46ddc60 @circuitlocution.com created pull request 'pcb_finalization' (#1.

New Pull Request