synth_tools

Back

SO, 16 Pin (https://www.ti.com/lit/ml/msop002a/msop002a.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 20 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0108.PDF U20E-1), generated with kicad-footprint-generator JST JWPF side entry boss JST ZE series connector, 505405-1270.

Vertex 6.917118e+000 3.993601e+000 9.983999e+000 vertex.
LGA uModule, 15.0x15.0x4.32mm, https://www.analog.com/media/en/technical-documentation/data-sheets/4637fc.pdf NXP LGA, 8.
0.682467 0.560085 0.46962 vertex -6.28393.

New Pull Request

Labels Milestones