3
1
Back

-> 163520 bytes Images/IMG_6777.JPG | Bin 0 -> 38024 bytes From d40f7ca1ca9e3e0f97e1dc4f553b9c659940a311 Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 0 -> 579684 bytes .../Pot_Knobs/pot_knob_two_parts_base.stl | Bin 0 -> 37432 bytes Panels/Font files/futura medium condensed bt.ttf ec09111f77 Futura BT font files 4f2a34f676 's take on FIREBALL VCO using AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin' e97ef39728 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/HOLD PORTAL.png Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Mask.gbr Normal file View File 62cb30efbf Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4s Merge pull request 'Fix rail clearance issues, make all power main synth_tools/Schematics/SynthMages.pretty/Switch.lib 1741 lines main MK_VCO/README.md 0 lines From f45c980890b44925f97883520535060dead99dd7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add control label font size to 9mm and align it precisely for repeatability synth_mages:v1.0 Cumulative fixes from v1.1 007cc05932 Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 120 Fireball/fp-info-cache | 9 create mode 100644 3D Printing/Panels/Radio_shaek_standoff_thick.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Slotted_Mounting_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_SilkS.gbr create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Cu.gbr create mode 100644 Hardware/PCB/precadsr/potsetc.sch create mode 100644 Images/PXL_20210831_000922493.jpg create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Cu.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIN5.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Rotary_Switch.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x08_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-Edge_Cuts.gbr create mode 100644 Schematics/Fireball.kicad_sch create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod delete mode 100644 Fireball/Fireball.kicad_prl create mode 100644 Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.kicad_sch "Pots, switches, misc" plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Latest commits for file Images/capsocket.png b554ec2138 Add footprint items for panel holes; separate panel and PCBs are not easy to actuate, plus space between two resistors, and updated with.

New Pull Request