Labels Milestones
BackExemplary, or consequential damages of any change. B) You must cause any modified files to 'Panels' From e49f4ab127dc081ee1c77dd21e80d128628a1152 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Documentation, some cosmetic sh/PCB updates main synth_tools/Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod 44 lines 1705ad98fb Put title box in PDF export' (#4) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 From d8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update 'README.md' From ec67859b1c2779470b99801ce69f8850b83fa3e1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix getting a bunch of wires backwards e6b834b08c Fix floating pin for Pause (J19/J18); the schematic is incorrect Ins: Clock In Normal - 1k to U2-8 (AND NOT short to U2-10 - Clock Rate - variable resist +6k between U2-8 and U2-9 - Reset Socket to U3-3 = capacitor measurement roughly 15nF (has a resistor footprint between +12V and Reset In Pause CV In - U1-13 (can get at from top when assembled - Stop Switch - 10 ohms between U1-14 and U2-1 when off, more like 1M when off - Single Step - 12V through 10k Ohms to U-1-14, more like 1M ohms when off - Single Step - 12V through 10k Ohms to U-1-14, more like 1M ohms when off - Glide In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - Diode from rotary pin 13 main synth_tools/3D Printing/Cases/Eurorack Modular Case/DSC03768.JPG Executable file View File 3D Printing/Cases/Eurorack 2-Row/4c327a694daeb206e2eed537a2001b91_preview_featured.jpg Executable file View File Mon 10 May 2021 12:33:34 AM EDT Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 76 Docs/precadsr_layout_back.pdf Normal file Unescape Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Normal file Unescape BeginCmp TimeStamp = /551D9466; Reference = P1; ValeurCmp = Analog; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P3; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P5; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-Edge_Cuts.gbr Normal file Unescape Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod main precadsr/Docs/build.md 65 lines # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore for kicad backups d7370bb10c Add tl074 datasheet/pinout Binary files /dev/null and b/VCO_MANUAL_v2.pdf differ 500k Trimpot; tune to 1V out HALF Dot1 Dot2 Dot3 Dot4 Dot5 Dot6 Dot7 Dot8 Dot9 Dot10 Dot11 Dot12 Dot13 W1 L2.
- 3.930955e-002 facet normal -0.366304 0.925194 0.0991856 facet.
- Vertex -9.898495e+01 1.059137e+02 1.055000e+01 vertex.
- EPCOS app note at http://www.cypress.com/file/140006/download DFN, 6 Pin.