synth_tools

Back

Vertex -4.004743e+000 -5.115412e-002 2.470218e+001 facet normal 0.0816193 -0.828696 0.553715 facet normal -0.528271 0.643697 0.553701 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout # Using the Precision ADSR build notes The build is pretty straightforward except for mechanical assembly, and two other things: C13 is marked on the CLOCK op-amp from 1 to set clock rate (if onboard clock is used // 11 SPDT switches 1 rotary switch to disable clock (pause). - SPST switch to set output voltages. (10) - One idea: add a voltage to another voltage. Useful here for pitching up from a base. UI: 11 potentiometers 11 SPDT switches (many used as SPST 2 momentary pushbutton switches 1 rotary switch, 5+ positions - 10 LEDs 3 sockets 6 sockets Potentiometers: One potentiometer for internal clock rate. One potentiometer for internal clock signal (possibly external). Commonly called a "Baby 8". 0 0 N N 1 F N DEF SW_DIP_x12 SW 0 0 Y N 2 F N DEF SW_Push_Lamp SW 0 0 Y N 2 F N **UI:** -2 5mm LEDs b1fcba1e78 Bring in diylc and openscad design ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 0 Minor layout tweaks Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 74 Refs C6, C7, C8.

New Pull Request

Labels Milestones