3
1
Back

(6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 531ebcae92ad8ad00635060e3583259ee13cc12b Add html test version 0d3d72c49e606725216a5a9a4217e6c039d5a574 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start d952ec97f3d5e1172c33dcefe438ee5d18f8d87d Use THT electrolytics, finish SMT layout, try on quentin font Schematics/Enlarge/Enlarge.kicad_prl | 10 Schematics/Enlarge/Enlarge.kicad_pro | 143 C1 is too small; need more than 100k to get 1:1 between schematic and PCB, no warnings More work finding space.

New Pull Request