3
1
Back

Tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout 2x Sockets, all three pins need wires: - clk in - CV Range .

New Pull Request