3
1
Back

5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file Unescape module railWithHoles(height) { difference(){ color([.1,.1,.1]) panel(width); // Top radius of the two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. Schematic fixes: - C1 is too small.

New Pull Request