synth_tools

Back

File Panels/label_test.stl From f5fc556ca298718ed9c38de316ac4c166fbbe181 Mon Sep 17 00:00:00 2001 Binary files /dev/null and b/Panels/luther_triangle_10hp.stl differ Binary files /dev/null and b/Images/PXL_20210831_000949090.jpg differ Binary files /dev/null and b/Images/PXL_20210831_002553634.jpg differ Binary files /dev/null and b/3D Printing/Rails/18hp_innie.stl differ Binary files /dev/null and b/Images/precadsr-panel.png differ From ebf8c2dd8791c613d66d2effb885955ef88e075e Mon Sep 17 00:00:00 2001 main MK_VCO/.gitattributes 3 lines sym_lib_table New KiCad version; non Al panel Gerbers psnegative false) (psa4output false) (plotreference true) (plotvalue true) (plotinvisibletext false) New KiCad version; non Al panel Gerbers psnegative false) (psa4output false) (plotreference true) (plotvalue true) (plotinvisibletext false) New KiCad version; non Al panel Gerbers # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 0 Minor layout tweaks Finish schematic, add PDF 2d3c489f2a More SR1 notation bacdac34d7 Add more note files from aoKicad and Kosmo\_panel directories. Panels/FireballSpell.dxf Executable file View File Hardware/PCB/precadsr/sym-lib-table Normal file View File Images/retrigger.png Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_pcb 10453 lines | 13 commits to main since this release Submitted to fab on 2024/01/24. From b11a8d31874f2e074879a668b4f6eb5f32915bd6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] schematic start, and some example modules a840574ffb AD&D 1e MM, PHB, and DMG used Futura typeface. ... Panels/Font files/Futura XBlk BT.ttf differ From f1ff8406b412e95346ec2837fcbe5f8c2630c4ee Mon Sep 17 00:00:00 2001 .../Panels/PRISMATIC SPHERE.png | Bin 0 -> 144834 bytes .../Pot_Knobs/pot_knob_two_parts_cap.stl | Bin 11692 -> 0 bytes Latest commits for branch v1.1 Finish PCBs Checkpoint after fixes but before shrinking boards Checkpoint after re-centering sliders, before removing redundant LED resistors next to transistors to save on panel wires 88bf85725f Update to 7.0, slider footprint cb3a50e19a More tweaks after pro review Fireball/Fireball.kicad_pro | 4 812d609d12 More assembly notes for v1 build Schematics/SEQ_MANUAL_v2.pdf.

New Pull Request

Labels Milestones