3
1
Back

Initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces One SPST switch per step, to enable/disable gate per step. (10 Momentary-normal-off.

New Pull Request