synth_tools

Back

100644 Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/OSHW-Logo2_7.3x6mm_SilkScreen.kicad_mod create mode 100644 Docs/precadsr_layout_back.pdf (grid_origin 97.28 88.9 Mon 10 May 2021 12:33:34 AM EDT Mon 10 May 2021 12:33:34 AM EDT Generated from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 Merge pull request 'new_footprints' (#5) from new_footprints into main 1705ad98fb Put title box in PDF export' (#4) from schematic into main afea9d5a2c Final revision; added custom DRC as project file tstamp 30cbcf99-eb70-4e15-8409-33e0ecd46602) Final revision; added custom DRC as project file attr exclude_from_pos_files exclude_from_bom) Final revision; added custom DRC as project file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane created pull request 'Fix rail clearance issues, add PCB slot, more options for From 26b0f019558d72bf4224105820000ab74fd3a1b8 Mon Sep 17 00:00:00 2001 .../Panels/MIRROR IMAGE.png | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 92229 bytes Panels/FireballSpellSmall.png | Bin 0 -> 445539 bytes Images/precadsr-panel-holes.png | Bin 0 -> 121262 bytes Panels/FireballSpell_Large_bw.png | Bin 0 -> 10174 bytes .../PRISMATIC SPHERE.png.

New Pull Request

Labels Milestones