synth_tools

Back

From ebf8c2dd8791c613d66d2effb885955ef88e075e Mon Sep 17 00:00:00 2001 Subject: [PATCH] More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 11310848 bytes Synth_Manuals/Module Summaries.ods Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al-cache.lib Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.kicad_mod Normal file Unescape Period: 3 days 1 day 1 day Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb Normal file View File Schematics/Enlarge/Enlarge.kicad_prl Normal file Unescape Hardware/Panel/precadsr_panel_al/sym-lib-table Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Cu.gbr Normal file View File 3D Printing/Cases/Eurorack 2-Row/a65ef594770a52ccd225294619d30be9_preview_featured.jpg Executable file View File Panels/FireballSpell_Large_bw.xcf Executable file Unescape From 9f9f6acf76f746b4755da71c07bb656091774052 Mon Sep 17 00:00:00 2001 .../Panels/PRISMATIC SPHERE.png | Bin 0 -> 37432 bytes Panels/Font files/futura medium bt.ttf | Bin 0 -> 136810 bytes Images/captest.png | Bin 0 -> 580484 bytes .../Panels/Radio_shaek_standoff_padded.stl | Bin 13962 -> 6771 bytes c852e5d6ad Go to file 2a5bb74bbd Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md Clock POT is too small for film; is film needed? Notes: Could make the hole on the other Binary files /dev/null and b/caixa_sr2.png differ From bd1352a04758cae219e0aacbd5a2aa50aa4d1b79 Mon Sep 17 00:00:00 2001 Subject: [PATCH] power word stun initial commit by { "board": { More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV lines? UI: 3 5mm LEDs - 6 sockets Potentiometers: One potentiometer for internal clock rate. One SPDT switch per step, to indicate current step. (10 One SPDT switch to disable clock (pause). SPST switch per step, to enable/disable gate per step. (10 One potentiometer per step, to set clock rate // Top radius of the knob. [mm] // Maximum depth cut by the two keybeds in storage; decipher key matrix, work out either MC or dumb resistor array to output correct volts for each Contribution on the larger board underneath the smaller board, for convenience Resistor footprint could stand to be fixed elsewhere 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 panel(width); // Top left: clock in, speed pot_p160(); // Left side: meta-step controls } module label(string, size=4, halign="center.

New Pull Request

Labels Milestones