3
1
Back

5.10533 -2.36877 19.9 facet normal 0.314572 -0.147387 0.937721 vertex -7.0162 -3.85359 19.9497 facet normal 0.533415 0.16181 0.830233 facet normal 0.586527 0.714665 0.381104 facet normal 0.706045 -0.0555529 0.705985 vertex 6.47823 0 19.4867 vertex 2.6794 -1.7206 19.8418 vertex 3.22377 -2.17372 19.9 vertex 6.19038 -1.70385 19.9 facet normal -0.847857 0.479705 0.225879 facet normal 0.920064 0.0457561 0.389088 facet normal 4.463730e-08 1.000000e+00 -0.000000e+00 facet normal -9.09242e-05 0.114971 0.993369 vertex -0.210331 -4.64918 21.7467 facet normal 0.768557 -0.63056 0.108238 facet normal -0.989348 0.0974089 0.108177 facet normal 3.874216e-001 6.779875e-001 6.246899e-001 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use the 4 pins for trigger, gate, and CV routing # Precision ADSR build notes Change C13 to 10 nF | Unpolarized capacitor | | D1, D2 | 2 .../Unseen Servant/Unseen Servant.kicad_sch | 166 Add position for resistor between coarse and +12V, value unknown Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC.

New Pull Request