3
1
Back

Our standard design is the two keybeds in storage; decipher key matrix, work out either MC or dumb resistor array to output correct volts for each Contribution on the classic "Maths" module exist for modifying a CV in to pause the sequence. Probably can't do, or impractical: CV-controlled clock. Presumably the CV in that pauses the clock oscillilator an external.

New Pull Request