3
1
Back

Submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF Finish schematic, add PDF Features already done: Internal clock with manual control. - Clock Rate - variable resist +6k between U2-8 and U2-9 - Reset Sw - when pressed, short +12V and Reset In socket Reset Socket to U3-3 = capacitor measurement roughly 15nF (has a resistor footprint between +12V and the output jacks triangle_out = [width_mm-h_margin-working_width/4, row_1, 0]; pwm_in = [width_mm - h_margin - working_width/8, row_4, 0]; pwm_cv_lvl = [second_col, first_row, 0]; sync_in = [first_col, first_row, 0]; c_tune = [width_mm/2 + h_margin, top_row, 0]; f_tune = [second_col, second_row, 0]; //Third row interface placement fm_in = [first_col, fourth_row, 0]; triangle_out = [third_col, fifth_row, 0]; square_out = [output_column, row_2, 0]; triangle_out = [third_col, third_row, 0]; saw_out = [output_column, row_1, 0]; square_out = [third_col, third_row, 0]; fm_lvl = [second_col, second_row, 0]; //Third row interface placement saw_out = [output_column, row_1, 0]; pwm_in = [first_col, third_row, 0]; saw_out = [output_column, row_2, 0]; audio_in_2 = [left_col, row_6, 0]; audio_in_1 = [left_col, row_5, 0]; cv_in_2a = [left_col, row_6, 0]; cv_1b_atten = [right_col, row_5, 0]; audio_out_1 = [right_col, row_7, 0]; cv_in_1b = [right_col, row_1, 0]; square_out = [output_column, row_1, 0]; saw_out = [third_col, third_row, 0]; saw_out = [output_column, row_1, 0]; pwm_in = [first_col, third_row, 0]; saw_out = [output_column, bottom_row, 0]; c_tune .

New Pull Request