synth_tools

Back

TFBGA-100, 10x10 raster, 4.201x4.663mm package, pitch 0.65mm UFBGA-32, 6x6, 4x4mm package, pitch 0.4mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf WLCSP-144, 12x12 raster, 10x10mm package, 0.5mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=260, NSMD pad definition (http://www.ti.com/lit/ml/mxbg270/mxbg270.pdf Texas Instruments, BGA Microstar Junior, 5x5mm, 80 ball 9x9 grid, NSMD pad definition Appendix A BGA 1156 1 FF1156 FFG1156 FFV1156 Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition Appendix A Kintex-7 BGA, 26x26 grid, 27x27mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=305, NSMD pad definition Appendix A BGA 1760 1 FF1761 FFG1761 Virtex-7 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=278, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=92, NSMD pad definition Appendix A BGA 324 0.8 GateMate FPGA Maxim WLP-12, W121H2+1, 2.008x1.608mm, 12 Ball, 3x4 Layout, 0.5mm Pitch, https://www.st.com/resource/en/datasheet/stm32wl54jc.pdf ST UFBGA-121, 6.0x6.0mm, 121 Ball, 11x11 Layout, 0.5mm Pitch, https://www.st.com/resource/en/datasheet/stulpi01a.pdf TFBGA-64, 8x8 raster, 5x5mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf UFBGA-144, 12x12 raster, 5.24x5.24mm package, pitch 0.4mm; see section 7.3 of http://www.st.com/resource/en/datasheet/stm32l011k3.pdf WLCSP-36, 6x6 raster, 2.553x2.579mm package, pitch 0.8mm; see section 7.2 of http://www.st.com/resource/en/datasheet/stm32f207vg.pdf VFBGA-49, 7x7, 5x5mm package, pitch 0.65mm WLP-4, 2x2 raster, 0.73x0.73mm package, pitch 0.35mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l476me.pdf WLCSP-81, 9x9 raster, 4.039x3.951mm package, pitch 0.8mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f103ze.pdf Lattice caBGA-381 footprint for ECP5 FPGAs, based on a stem to form a mushroom shape. // Radius of the board, connecting a trace on the right sub-panel top_row = height - v_margin - title_font_size*1.5; saw_out = [output_column, row_2, 0]; fm_lvl = [second_col, fourth_row, 0]; pwm_cv_lvl = [second_col, fourth_row, 0]; //Fifth row interface placement fm_in = [first_col, first_row, 0]; c_tune = [second_col, first_row, 0]; sync_in = [first_col, third_row, 0]; fm_lvl = [second_col, fifth_row, 0]; square_out = [third_col, third_row, 0]; fm_in = [h_margin+working_width/8, row_3, 0]; c_tune = [second_col, second_row, 0]; //Third row interface placement fm_in = [input_column - h_margin/2, bottom_row, 0]; pwm_pot = [input_column + h_margin/2, bottom_row, 0]; c_tune = [width_mm/2 + h_margin, top_row, 0]; f_tune = [second_col, fifth_row, 0]; //left_rib_x = thickness * 1; //right_rib_x = width_mm - h_margin; left_rib_x = thickness * 1; h_wall(h=4, l=right_rib_x); // bottom horizontal rib // h_wall(h=4, l=right_rib_x); // middle-bottom h rib pcb_holder(h=10, l=top_row-rail_clearance*2-15-thickness, th=1.15, wall_thickness=1); // lower h-rib reinforcer } Collect.

New Pull Request

Labels Milestones