synth_tools

Back

200bpm -- Clock POT is too small; need more than fifty percent (50%) of the panel design and includes 2.5mm centerward shift for input and send reset to clk_inh to stop progressing cc6dd0b3d5 Checkpoint before trying to add glide checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 Subject: [PATCH] added the once through idea with commentary by 496e3e3344 Correcting changed filename in .prl Correcting changed filename in .prl gets jiggy with PCB trace layout 4efd2875e8 Replaced accidentally dropped Fine tuning hole. Replaced accidentally dropped Fine tuning hole. Replaced accidentally dropped Fine tuning hole. Aa68d7a21d Am totally not using git correctly Am totally not using git correctly More experimentation with panel title fonts Futura BT font files From f707877a83c92d22bdfed3b6bc7a14bba9e25bab Mon Sep 17 00:00:00 2001 From 06eccf7d9c703f23c204313298619b9281db47b3 Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 684 -> 1394884 bytes Panels/title_test_18.stl | Bin 0 -> 31384 bytes .../Pot_Knobs/potentiometre_v3_1.5_merged.stl | Bin 11692 -> 0 bytes Latest commits for file Schematics/bad_trace_v1.jpeg add pic add pic 325d28022a Update current state of project. Add correct footprints to fireball 3c7abf2196 Move LED resistors next to transistors to save on panel wires 2eebdf7ecf Add four more switches/buttons, move LED drivers onto PCB added the once through idea with commentary by added the once through idea with commentary by Latest commits for file Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod Binary files /dev/null and b/3D Printing/Pot_Knobs/pot_knob_two_parts_base.stl differ Binary files /dev/null and b/3D Printing/Panels/BLADE BARRIER.png and /dev/null differ Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics b404e3f9c5 Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Panels/title_test_18.stl 0 0 Y N 1 F N DEF SW_DIP_x05 SW 0 0 Y N 1 F N DEF SW_DIP_x11 SW 0 0 Y Y 1 F N DEF SW_SPST_Temperature SW 0 40 Y N 1.

New Pull Request

Labels Milestones