3
1
Back

-5.206476e+000 -6.483585e-002 2.494118e+001 facet normal -0.80114 -0.594327 0.0703581 facet normal -0.0817378 -0.828666 0.553744 facet normal -0.000168718 -0.115745 -0.993279 facet normal 7.799903e-001 6.257917e-001 0.000000e+000 facet normal -0.884724 -0.268375 0.381101 vertex -2.27473 9.67202 2.94279 facet normal 0.528256 0.643709 0.553701 facet normal 0.0974021 -0.99518 0.0113627 vertex 7.18483 1.06427 7.92316 facet normal 4.720724e-001 -8.093099e-001 3.495213e-001 facet normal 0.86972 0.0905846 0.485161 facet normal 0.0570715 -0.187549 0.980596 vertex -7.38561 0.180748 6.88312 facet normal -0.880482 0.468837 -0.0703026 vertex 7.87145 -3.78899 12.4715 facet normal -3.721718e-001 -6.509349e-001 6.616434e-001 vertex -4.453800e-003 4.711275e+000 2.488918e+001 facet normal 0.000110081 0.995057 0.0993102 facet normal -0.995188 -0.0979808 0 facet normal -3.934391e-001 6.745037e-001 6.247002e-001 vertex 2.085899e+000 -3.580683e+000 2.488700e+001 facet normal -0.904824 -0.425785 0 Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ Initial version \#* New KiCad version; non Al panel Gerbers subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 1) (scaleselection 1) New KiCad version; non Al panel Gerbers # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ Initial version *.bck New KiCad version; non Al panel Gerbers ) (filled_polygon New KiCad version; non Al panel Gerbers # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through.

New Pull Request