synth_tools

Back

2.605x2.703mm package, pitch 0.4mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf WLCSP-81, 9x9 raster, 4.039x3.951mm package, pitch 0.4mm; see section 36.2.3 of http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-42363-SAM-D11_Datasheet.pdf WLCSP-56, 7x8 raster, 3.170x3.444mm package, pitch 0.5mm (http://www.analog.com/media/en/package-pcb-resources/package/56702234806764cp_24_3.pdf, http://www.analog.com/media/en/technical-documentation/data-sheets/ADL5801.pdf LFCSP VQ, 24 pin, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline (SSO/Stretched SO), see https://docs.broadcom.com/cs/Satellite?blobcol=urldata&blobheader=application%2Fpdf&blobheadername1=Content-Disposition&blobheadername2=Content-Type&blobheadername3=MDT-Type&blobheadervalue1=attachment%3Bfilename%3DIPD-Selection-Guide_AV00-0254EN_030617.pdf&blobheadervalue2=application%2Fx-download&blobheadervalue3=abinary%253B%2Bcharset%253DUTF-8&blobkey=id&blobnocache=true&blobtable=MungoBlobs&blobwhere=1430884105675&ssbinary=true 6-pin plasic small outline package; 20 leads; body width 7.5 mm; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot158-1_po.pdf VSO56: plastic very small outline transistor (see http://www.onsemi.com/pub/Collateral/NST3906F3-D.PDF 3-pin SuperSOT package http://www.mouser.com/ds/2/149/FMB5551-889214.pdf 8-pin SuperSOT package, http://www.icbank.com/icbank_data/semi_package/ssot8_dim.pdf Power MOSFET package, 3x3mm (see https://www.fairchildsemi.com/datasheets/FD/FDMC8032L.pdf Fairchild-specific MicroPak-6 1.0x1.45mm Pitch 0.5mm USON-20 2x4mm Pitch 0.4mm http://www.ti.com/lit/ds/symlink/txb0108.pdf USON-20 2x4mm Pitch 0.4mm 8-Lead Plastic DFN (7mm x 4mm) (see Linear Technology 1956f.pdf TSSOP, 16 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp-16/CP_16_21.pdf), generated with kicad-footprint-generator Samtec HLE .100" Tiger Beam Cost-effective Single Beam Socket Strip, HLE-114-02-xxx-DV-LC, 14 Pins per row (http://www.molex.com/pdm_docs/sd/530470610_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 28 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0140.PDF (T3255-9)), generated with kicad-footprint-generator ipc_gullwing_generator.py eSIP-7C Vertical Flat Package with Heatsink Tab, https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations variant of 8-lead though-hole mounted DIP package, row spacing 15.24 mm (600 mils), Socket 24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), body size 9.78x30.12mm (see e.g. Https://www.ctscorp.com/wp-content/uploads/204.pdf), SMD SMD 9x-dip-switch SPST CTS_Series194-9MSTN, Piano, row spacing 15.24 mm (600 mils 40-lead though-hole mounted DIP package, row spacing 15.24 mm (600 mils), Socket, LongPads 6-lead though-hole mounted DIP package, row spacing 9.53 mm.

New Pull Request

Labels Milestones