3
1
Back

-0.382459 0.808201 facet normal -0.29704 0.243832 0.923208 vertex 7.46215 -5.02581 3.82299 vertex 9 0 4.51215 vertex -9 0 3.82299 vertex -1 7.30206 6.90928 vertex -1 7.04351 7.6891 vertex -1 6.95595 7.79002 vertex 1 6.42387 12.8506 vertex 1 7.30206 6.90928 vertex 1 6.28946 13.3638 vertex 1 0 PCM_kikit Fiducial Circular Fiducial fiducial 0 1 0 PCM_kikit Tab A symbol representing annotation for tab placement Latest commits for file Schematics/LUTHERS_VCO.diy Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add PSU Latest commits for file Images/retrigger.png Latest commits for file.

New Pull Request