3
1
Back

Schematics/MK_VCO_RADIO_SHAEK_try1.diy (100% rename MK_VCO_RADIO_SHAEK_try1.diy => Schematics/MK_VCO_RADIO_SHAEK_try1.diy (100% rename MK_VCO_RADIO_SHAEK_W_PARTS.diy => Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy (100% rename from 3D Printing/6u_wing_v1.scad Normal file View File Schematics/Enlarge/Enlarge.kicad_prl Normal file Unescape ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_pro | 326 create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole_NPTH.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/Perfboard_2x12.kicad_mod create mode 100644 Fireball/Fireball.kicad_prl create mode 100644 Panels/luther_triangle_vco_quentin_v3_only_art.stl create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod create mode 100644 Schematics/Enlarge/Enlarge.kicad_pro main precadsr/LICENSE 122 lines main synth_tools/Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod 44 lines 1705ad98fb Put title box in PDF export Merge pull request 'Fix rail clearance issues, make all power traces large 8576ad9482 Added input resistor for sync; placed everything on PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1. This needs to be even for the sake of code complexity. Odd values are -=1 verticalJackHoleSpacing = (panelInnerHeight - jackHoleRows * jackHoleDiameter) / (jackHoleRows); horizontalJackHoleSpacing = (hp*panelHp - jackHoleColumns * jackHoleDiameter) / (jackHoleColumns + 1); for(verticalOffset = [panelInnerOffset + verticalJackHoleSpacing/2 + jackHoleDiameter/2 : verticalJackHoleSpacing + jackHoleDiameter / 2 + hole_diameter + hole_margin*2; side_margin = (board_width - hole_hdist) / 2; hole_vert = (board_height - hole_vdist) / 2 + 3 + tolerance*8; echo("Left panel:", left_panel_width, " with spacing ", left_panel_spacing); right_panel_width = width_mm - thickness*2; // draw panel, subtract holes union() { difference(){ color([.1,.1,.1]) panel(width); //module title(string, size=9, halign="center", font="Futura XBlk BT:style=Extra Black"; // waves out // round shaft hole // Hole distance from the corner

  • change footprints of transistors to wide
  • Reduce the font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane created pull request.

    New Pull Request