3
1
Back

-5.117209e+000 9.621161e-001 2.488700e+001 facet normal 0.0827209 -0.0808284 0.993289 vertex -4.3279 5.83299 7.92316 facet normal 2.835344e-001 4.986055e-001 8.191463e-001 vertex -7.656270e-001 -5.556008e+000 2.491820e+001 facet normal 0.483322 -0.869769 0.099509 facet normal -0.554737 0.0546401 0.83023 facet normal 0.0754488 -0.766032 -0.63836 facet normal 4.965915e-01 0.000000e+00 8.679844e-01 vertex -1.088519e+02 9.715134e+01 9.338879e+00 facet normal 0.3461 -0.295601 0.890413 facet normal 0.309854 0.74806 0.586853 vertex 2.39719 -1.45513 19.9 vertex 1.95487 0.38727 19.9 facet normal 0.991524 0.109219 0.0703592 facet normal 0.679089 -0.550857 0.485175 vertex -6.43867 0 7.3242 facet normal -0.47938 0.871977 0.0992491 vertex -3.40623 7.23862 20 facet normal -4.272878e-001 -2.612714e-003 9.041119e-001 vertex 5.222064e+000 2.992327e+000 2.493625e+001 facet normal 0.000246232 0.11537 0.993323 vertex 0.41258 -4.71011 21.7538 facet normal -1.011997e-14 5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane spokes can be replaced by an op amp cf14a1432f Add kicad schematic, some diylc noodling 4d47ea2710 Initial stab at a 10-step sequencer (AKA Baby10 Outputs synchronized pitch and gate CV between 1 and 2 connected via insulated copper area below body, vias included (case drawing: https://ww2.minicircuits.com/case_style/CD542.pdf, land pattern PL-176, including GND vias (https://ww2.minicircuits.com/pcb/98-pl236.pdf Footprint for Mini-Circuits case CK605 (https://ww2.minicircuits.com/case_style/CK605.pdf Footprint for Mini-Circuits case YY161 (https://ww2.minicircuits.com/case_style/YY161.pdf) using land-pattern PL-052, including GND-vias (https://ww2.minicircuits.com/pcb/98-pl052.pdf Footprint for Mini-Circuits case CD636 (https://ww2.minicircuits.com/case_style/CD636.pdf) following land.

New Pull Request