synth_tools

Back

= CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file Unescape Schematics/SynthMages.pretty/Perfboard_4x12.kicad_mod Normal file Unescape "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Silk Screen" "Name": "Top Solder Paste" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Paste" "Name": "Top Solder Paste" "Name": "Bottom Solder Paste" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/3PDT-toggle-switch-1M-seriesx.kicad_mod Normal file View File sr1_full.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/OSHW-Logo2_7.3x6mm_SilkScreen.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail.scad Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_End_Male.png Executable file View File Hardware/PCB/precadsr_Gerbers/precadsr-NPTH.drl Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-PasteBottom.gbp Normal file View File Panels/FireballSpell_Large_bw.png Executable file View File Panels/futura medium condensed bt.ttf' Panels/futura medium bt.ttf differ Binary files /dev/null and b/Images/captest.png differ Update Panel Style Guide Add Panel Style Guide Add Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add some perfboard sections, power headers, teardrops Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt dd8c61c34f A couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke From 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Mon Sep 17 00:00:00 2001 Subject: [PATCH 04/13] Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add design rules for.

New Pull Request

Labels Milestones